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Abstract— In this paper, a new procedure to derive testability
measures is presented. Digital testability can be calculated by
means of probability, while in analog it is possible to calculate
testability using impedance values. Although attempts have been
made to reach compatibility, matching was somewhat arbitrary
and therefore not necessarily compatible. The concept of the new
approach is that digital and analog can be integrated in a more
consistent way. More realistic testability figures are obtained,
which makes testability of true mixed-signal systems and circuits
feasible. To verify the results, our method is compared with a
sensitivity analysis, for a simple 3-bit ADC.
I. INTRODUCTION
With the rapid evolution of mixed-signal technology to
support a broad spectrum of electronics, efficient testing tech-
niques become increasingly important. In digital circuits, effi-
cient automatic test pattern generation (ATPG) algorithms have
been known for some time. Unfortunately, such algorithms are
not yet matured for analog circuits, where functional testing
is still the norm. Essentially, each IC must be verified against
a predefined set of critical specifications, which usually is not
the most efficient method. In the past the quality and the cost
of functional testing were not a serious issue [1]. However,
with ever increasing circuit complexities and integration of
both digital and analog parts on one chip, mixed-signal testing
has become a major concern for the microelectronics industry.
The relatively large costs and declining quality of functional
testing of mixed-signal systems calls for a different approach.
A possible solution may be found in structural testing, which
takes advantage of the structural differences in defective and
non-defective circuits. By constructing fault-dictionaries as
a start for the ATPG—a common strategy in digital testing
algorithms—circuits may be tested in a more efficient manner.
Previous work on analog and mixed-signal testing fre-
quently have their limitations which makes them difficult to
use in practice. The authors of references [2], [3] make use of
circuit-transfer functions to generate tests. These approaches
are only useful for the limited class of linear analog circuits.
The method in [4] relies on wrapper cells, to separate the
analog and digital parts. Pure mixed-signal circuits, with
interwoven analog and digital parts may be difficult to handle
using this approach. Impractical are techniques that require
numerous time-consuming circuit simulations. For example,
in [5] each fault needs to be separately simulated in HSPICE.
In [6], analog macros are used. Although calculation times
are short, a library of macros needs to be constructed. Fur-
thermore, it is impossible to structurally test all internal nodes
in the circuit.
In recent years, several publications in the area of testability
analysis have appeared. In [5], [7]–[9], testability transfer
factors are discussed. However the derived test patterns have
a complex shape and difficult to generate in practice. Adjust-
ments to this method have been proposed in [11] and [12].
However, few of the publications on testability satisfactorily
examines the validity of the testability measures calculated.
In the next chapter it becomes clear that the results produced
by these methods are questionable and can be enhanced to a
great extend.
This paper discusses a new method to compute quantita-
tive testability measures for each node in true mixed-signal
circuits. The information obtained can be used to guide the
ATPG process in structural testing algorithms. An efficient
and compact test set can be generated more easily this way.
First is described how to conduct the testability analysis
using the new method. A comparison with previous work
is given in a few simple examples. In the third section the
testability analysis of digital circuit components is deduced
and compared to testability calculated via probability. A brief
overview of the method used to solve the set of equations
follows. The results of a testability analysis of a typical
mixed-signal circuit are presented and compared to a SPICE
sensitivity analysis. Finally, some conclusions are given.
II. TESTABILITY ANALYSIS OF ANALOG COMPONENTS
The testability measure consists of two components. The
Controllability and the Observability.
The controllability of a node in a circuit represents the
difficulty of applying an arbitrary signal value at that node
by full control of the primary inputs of the circuit. Z(ω) = 0
represents perfect controllability, while an infinite impedance
represents a completely uncontrollable node.
The observability of a node represents the difficulty of
determining whether or not the expected signal value occurs
at the node by observing the primary outputs of the circuit.
A value of Z(ω) = 0 represents a perfect observable node,
while a node with an infinite impedance value is totally
unobservable.
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Fig. 2. Two resistances in series with values of R1 and R2
For comparison purposes, it is possible to normalize the
controllability on a scale between 0 (uncontrollable) and 1
(perfect controllability) using:
CN = 1− log |C|log(OC) (1)
with C the controllability in terms of impedance, CN the
normalized controllability and OC the open circuit impedance,
which is chosen to be 10 MΩ [12]. For observability, an
equation similar to (1) is used.
The first step in the testability analysis is to create a signal
flow graph that shows the topology of the circuit. Nodes can
be connected by unidirectional or bidirectional edges. Each
edge is assigned a TTF (Testability Transfer Factor) that rep-
resents the ease of propagating information in that direction.
Controllability is propagated in the direction indicated by the
edge, while observability propagates in the opposite direction.
In principle, both have the same TTF value. Exceptions to
this rule are the controllability of primary inputs and the
observability of primary outputs, which are not influenced
by other nodes. By definition primary inputs are perfectly
controllable and primary outputs are perfectly observable.
In figure 1, a resistance with value R1 +R2 is shown. For
simplicity, unidirectional edges are used. However, the usual
model for impedances consists of bidirectional edges. Let us
assume node a is a primary input (CN (a) = 1). According to
[5], [7]–[9], the controllability of node b will be:
C(b) = 1− R1 +R2
OC
(2)
Essentially the same circuit is shown in figure 2. Using the
same model, the controllability of b is now equal to:
C(b) =
(
1− R1
OC
)(
1− R2
OC
)
= 1− R1 +R2
OC
+
R1R2
OC2
(3)
Although equivalent circuits have been used, an error of
(R1R2)/OC2 is introduced by the model. As can be seen
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Fig. 3. A basic Signal Flow Graph (SFG)
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Fig. 4. SFG with two edges directed to one node
in (3), without this error the result is just an addition of R1
and R2, normalized by 1-Z(ω)/OC, where Z(ω) is equal to the
total impedance R1 +R2.
To overcome this problem, we propose the following rela-
tions for the basic SFG in figure 3. The controllability of node
b is:
C(b) = C(a) + |Z(ω)| (4)
and the observability of node a is:
O(a) = O(b) + |Z(ω)| (5)
Next consider the SFG in figure 4. Assume the following
extreme, but very common situation: node a and node b have
a perfect controllability. The impedance Za−c(ω) has some
low value, while Zb−c(ω) is an open circuit. In this instance,
it is reasonable to assume node c is only controlled by node
a. Thus node b has no influence on the controllability of node
c. However, in the model of [5], [7]–[9], the contribution of
each edge towards a certain node is summed and divided by the
total number of edges. Clearly, erroneous results are obtained.
Instead we propose to take the contribution of each edge as
parallel combination of impedance values. For the situation
described this results in:
C(c) = (C(a) + |Za−c(ω)|) ‖ (C(b) + |Zb−c(ω)|)
= |Za−c(ω)| ‖ |Zb−c(ω)|
≈ |Za−c(ω)| (6)
In general, the controllability of node j with n edges
directed toward it is:
C(j) =
1
n∑
i=1
1
C(i)+|Zi−j(ω)|
(7)
Similar, the observability of node j with n edges directed
away from it is:
O(j) =
1
n∑
i=1
1
O(i)+|Zi−j(ω)|
(8)
where Zi−j(ω) is the impedance between node i and j.
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Fig. 5. An ideal switch and its SFG
A simplified SFG for MOSFETs used in the analog domain
has been derived in [7]. In [13] a more advanced model is
given.
III. TESTABILITY ANALYSIS OF DIGITAL COMPONENTS
The analog MOSFET model can only be utilized when
small-signal inputs are used and the transistor is in saturation.
Thus, this model can no longer be used in case a digital signal
is applied to the gate.
To derive a model for use in the digital domain, first
consider the ideal switch in figure 5. Obviously, the switch
should be closed to transfer the controllability from b to c
and vice versa. To which degree the switch can be closed
depends solely on the controllability of node a. Basically C(a)
modulates the testability transfer factor from b to c. Therefore,
we can write for the controllabilities of node b and c:
C(b) = C(c) + C(a) (9)
C(c) = C(b) + C(a) (10)
The ideal switch is an adequate model when node b and c
are digital signals. However, when they are analog instead,
the resistance between these nodes should be taken into
account. An extra impedance, usually the output resistance
of a transistor, can be added, which gives:
C(b) = C(c) + C(a) + Z(ω) (11)
C(c) = C(b) + C(a) + Z(ω) (12)
Note that this model is only applicable to controllability
calculations. Observability calculations are a bit more compli-
cated, as will be shown later.
To deal with digital signals, the controllability and observ-
ability are each split into two components.
• C0(x): zero-controllability, representing the difficulty of
setting node x to a logic 0.
• C1(x): one-controllability, representing the difficulty of
setting node x to a logic 1.
• O0(x): zero-observability, representing the difficulty of
observing a logic 0 on node x at the outputs.
• O1(x): zero-observability, representing the difficulty of
observing a logic 1 on node x at the outputs.
Typically, the gate of PMOS transistors will be controlled
by C0 and the gate of NMOS transistors by C1. It is
assumed that the supply voltage V DD always has perfect
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Fig. 6. A common CMOS implementation of a NAND-gate and its SFG
one-controllability (C1(V DD) = 0Ω) and the ground GND
always has perfect zero-controllability (C0(GND) = 0Ω)
In mixed-signal circuits, when a signal is passed from the
analog to the digital domain, C0 and C1 will be set to the
controllability value of the analog part:
C0(x) := C(x) (13)
C1(x) := C(x) (14)
To recombine C0 and C1 if a signal is passed from the
digital to analog domain, the following expression is used:
C(x) :=
√
C0(x)C1(x) (15)
Since both controllability and testability are important for
testing, a testability measure T is defined as [8]:
T (x) :=
√
C(x)O(x) (16)
To clarify the concepts discussed before, the controllabilities
of a typical 2-input NAND-gate shown in figure 6 will be
computed. Looking at the SFG of the NAND-gate, the zero-
controllability for node c will be:
C0(c) = C1(a) + C0(d)
= C1(a) + C1(b) + C0(GND)
= C1(a) + C1(b) (17)
and the one-controllability of node c is:
C1(c) = (C0(a) + C1(V DD)) ‖(C0(b) + C1(V DD))
= C0(a) ‖C0(b)
=
C0(a)C0(b)
C0(a) + C0(b)
(18)
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Fig. 7. Example circuit used for controllability comparison
TABLE I
ONE-CONTROLLABILITIES OF THE CIRCUIT IN FIGURE 7
Node # C1P (prob.) C1 [kΩ] (this work) C1N (this work)
1 1/2 10.0 0.429
2 1/2 10.0 0.429
3 1/2 10.0 0.429
4 1/2 10.0 0.429
5 1/2 10.0 0.429
6 1/2 10.0 0.429
7 3/4 5.0 0.472
8 5/8 6.7 0.454
9 5/8 6.7 0.454
10 5/8 6.7 0.454
11 11/16 6.0 0.460
12 19/32 7.9 0.443
13 41/64 6.9 0.452
Although testability calculation is only shown for a 2-input
NAND gate, the approach works just as well for other types
of logic gates. In addition, most conceivable implementations
should give correct results.
To test the validity of these calculations, the controllability
has been calculated for the example circuit shown in figure 7.
A probability-based controllability (C0P and C1P ) computa-
tion of the same circuit has been shown in [14]. In table I, the
results are given. In figure 8, both the probability based one-
controllability and the normalized one-controllability using the
method featured in this work are shown. Apart from the scale,
both methods produce similar results.
Next the observabilities of the circuit shown in figure 7 will
be deduced. For a logic zero to be observable at node a, two
conditions are necessary:
• The PMOS controlled by node b should be turned off
(b = 1). In other words, a good one-controllability of b
is required.
• The logic one at the output c should be observable.
Therefore, the zero-observability of a is equal to:
O0(a) = O1(c) + C1(b) (19)
For the one-observability of a the following conditions are
necessary:
• Again, the PMOS controlled by node b should be turned
off (b = 1).
• The logic zero at the output c should be observable.
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Fig. 8. Comparison of one-controllabilities calculated via probabilities and
via the method in this work, for the circuit in figure 7.
The one-observability of a will be:
O1(a) = O0(c) + C1(b) (20)
In [14], a method to calculate the probability based observ-
abilities (O0P and O1P ) is demonstrated. For the NAND gate,
the zero-observability is:
O0P (a) = O1P (c)Prob(b = 1 |a = 0)
= O1P (c)
Prob(b = 1, a = 0)
Prob(a = 0)
= O1P (c)
C1P (b)C0P (a)
C0P (a)
= O1P (c)C1P (b) (21)
and the the one-observability is:
O1P (a) = O0P (c)Prob(b = 1 |a = 1)
= O0P (c)C1P (b) (22)
Independence between the signals at a and b is assumed.
The probability-based observabilities (21) and (22) are similar
to the observabilities obtained through our method in equation
(19) and (20).
IV. IMPLEMENTATION AND RESULTS
A. Solving the testability equations
Due to the fact that additions are used for the propagation
of testability measures instead of multiplications, the system
of equations is no longer linear. Also the fact that some TTF
edges are modulated by controllabilities, makes the calculation
more complex. A summary of the procedure to solve the
testability equations is given in figure 13. The initialization
of all controllabilities and observabilities is arbitrarily chosen
to be 10 kΩ.
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   Extract SFG from netlist
     and the SPICE output
Initialize all controllabilities
and observabilities to 10 kΩ
Iterate controllabilities until 
    convergence is reached
Update TTFs modulated by
         controllabilities
Iterate observabilities until 
    convergence is reached
     Loop if
controllabilities
 changed in the
   last iteration
Fig. 9. Process flow used for solving the set of testability equations.
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Fig. 10. Sample circuit used for controllability calculations: A low pass filter
followed by a 3-bit ADC.
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Fig. 12. ADC implementation.
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Fig. 13. Correlation between the normalized controllability and the sensitivity
of several nodes in a sample circuit.
B. Results and evaluation
To validate our method, the controllability of various nodes
in a sample circuit have been calculated and compared to a
HPSICE sensitivity analysis. The small-signal sensitivity pro-
vides the voltage variation that appears at a certain node, with
respect to some other circuit-parameter. In this instance, the
input voltage of the circuit is chosen. This is also the primary
input for the controllability computations. The sensitivity of a
node tells us to which degree the node can be controlled via
the chosen circuit-parameter. Therefore results similar to our
controllability calculations can be expected.
The circuit used for the calculations is a low-pass filter
followed by the 3-bit ADC [12], shown in figure 10. The filter
is a well-known two pole low-pass filter, with resistances of
10 kΩ and capacitors of 10 pF . This gives the filter a 3 dB
frequency of approximately 1.1 MHz. A reference operational
amplifier [15] has been used for the low-pass filter, shown
in figure 11. The implementation of one mixed-signal ADC
block can be seen in figure 12.
A frequency of 1.0 MHz has been used for the testability
and sensitivity analysis. Testability analysis can be done for
all nodes. Unfortunately, small-signal sensitivity analysis only
gives meaningful results for analog signals. Therefore only
analog nodes have been selected for comparison. Moreover,
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the digital part has already been validated when they were
compared to the probability figures. The selected analog nodes
which have been analyzed are indicated with numbers in
polygons.
While extracting the circuit parameters from the SPICE
output file, care should be taken that the transistors are in
the correct operation area. For example, to obtain the output
resistances of the transmission gates in the ADC, the gates
have to be set manually to the right value to ensure that
the transistors are conducting. Multiple simulations may be
required, which makes automation of the process difficult.
Another problem arises due to the supply and ground nodes.
Testability information may travel through these nodes to other
parts of the circuit. In most cases this may not be realistic,
which means corruption of the results. This is circumvented
by setting the analog supply and ground nodes to a high
controllability value (uncontrollable).
The results in figure 13 show the controllability versus the
sensitivity. The numbers at each intersection correspond to
the nodes shown in the circuit diagrams. A certain amount of
correlation can be recognized between the controllability and
the sensitivity. Therefore, these results add some validity to the
testability theory presented. Both methods give an indication
for the controllability. Nevertheless, they are quite different,
which may explain the deviations from full correlation.
V. CONCLUSION
A new method for calculating testability of nodes in true
mixed-signal circuits has been presented. The method con-
centrates on making digital and analog testability measures
compatible. Testing the method on a example mixed-signal
circuit showed a correlation between our results and the (time-
consuming) sensitivity analysis. A limitation is that signals
are assumed to be independent, while frequently they are not.
This may result in slightly inaccurate testability measures.
However, it is unlikely this will cause significant errors in
its applications.
In analog and mixed-signal testing, no effort should be
wasted on testing nodes that have bad testability. On the other
hand, nodes with good testability should have a priority in
testing. Testability analysis may provide valuable data to guide
ATPG for structural tests. Also the area of test set compaction
can greatly benefit from testability data.
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